Skip to content
Sign in
Artwork for Condor Currents
Condor Currents · Yesterday

Performance aware shared memory hierarchy model for multicore processors - nature.com

## Episode Summary In this episode, we cover: - **Performance aware shared memory hierarchy model for multicore processors - nature.com** (google_arch) - **India unveils a homegrown dual-core 1GHz RISC-V processor, the DHRUV64 - The Register** (google_riscv) - **Zhihe A210 octa-core RISC-V SoC with 12 TOPS NPU powers SoM-based development board - CNX Software** (google_riscv) - **NextSilicon to Productize Arbel RISC-V Core Into 64-Core Enterprise Processor for AI and HPC - TechPowerUp** (google_riscv) - **PoCL 7.2 Released With Official OpenCL 3.0 Conformance On RISC-V & x86_64 CPUs - Phoronix** (google_riscv) --- *Sponsored by Ada, Ago Consulting, and Zen Semiconductor*

0:00Duration unknown
Play in

transcript

No transcript — this publisher did not publish one.

show notes

## Episode Summary
In this episode, we cover:
- **Performance aware shared memory hierarchy model for multicore processors - nature.com** (google_arch)
- **India unveils a homegrown dual-core 1GHz RISC-V processor, the DHRUV64 - The Register** (google_riscv)
- **Zhihe A210 octa-core RISC-V SoC with 12 TOPS NPU powers SoM-based development board - CNX Software** (google_riscv)
- **NextSilicon to Productize Arbel RISC-V Core Into 64-Core Enterprise Processor for AI and HPC - TechPowerUp** (google_riscv)
- **PoCL 7.2 Released With Official OpenCL 3.0 Conformance On RISC-V & x86_64 CPUs - Phoronix** (google_riscv)
---
*Sponsored by Ada, Ago Consulting, and Zen Semiconductor*

more episodes

All episodes