Skip to content
Sign in
Artwork for Condor Currents
Condor Currents · Yesterday

Checking In On The ISA Wars And Its Impact On CPU Architectures - Hackaday

## Episode Summary In this episode, we cover: - **Checking In On The ISA Wars And Its Impact On CPU Architectures - Hackaday** (google_arch) - **RISC-V vs ARM: Which Instruction Set Architecture Will Dominate the Future? - Electropages** (google_arch) - **Nvidia Vera CPU Architecture: Max single-threaded CPU at scale for agents - GamesBeat** (google_arch) - **SpacemiT Announces The V100 Server-Class RISC-V Processor - Phoronix** (google_riscv) - **RISC-V Soft Cores Go 64-Bit With Efinix Sapphire RV64 - The Futurum Group** (google_riscv) --- *Sponsored by Ada, Ago Consulting, and Zen Semiconductor*

0:00Duration unknown
Play in

transcript

No transcript — this publisher did not publish one.

show notes

## Episode Summary
In this episode, we cover:
- **Checking In On The ISA Wars And Its Impact On CPU Architectures - Hackaday** (google_arch)
- **RISC-V vs ARM: Which Instruction Set Architecture Will Dominate the Future? - Electropages** (google_arch)
- **Nvidia Vera CPU Architecture: Max single-threaded CPU at scale for agents - GamesBeat** (google_arch)
- **SpacemiT Announces The V100 Server-Class RISC-V Processor - Phoronix** (google_riscv)
- **RISC-V Soft Cores Go 64-Bit With Efinix Sapphire RV64 - The Futurum Group** (google_riscv)
---
*Sponsored by Ada, Ago Consulting, and Zen Semiconductor*

more episodes

All episodes